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We integrate ambipolar quantum dots in silicon fin field-effect transistors using exclusively standard comple-
mentary metal-oxide-semiconductor fabrication techniques. We realize ambipolarity by replacing conventional
highly-doped source and drain electrodes by a metallic nickel silicide with Fermi level close to the silicon mid-
gap position. Such devices operate in a dual mode, either as classical field-effect or single-electron transistor.
We implement a classical logic NOT gate at low temperature by tuning two interconnected transistors into
opposite polarities. In the quantum regime, we demonstrate stable quantum dot operation in the few charge
carrier Coulomb blockade regime for both electrons and holes.
Quantum information can be encoded in the spin state
of a single electron or hole confined to a semiconductor
quantum dot (QD)1–3. Several material systems have
been explored in the search of a highly coherent spin
quantum bit (qubit). Silicon (Si) is a particularly promis-
ing material platform for scalable spin-based quantum
computing because of its fully developed, industrial man-
ufacturing processes, which enable reliable and repro-
ducible fabrication at the nanometer scale4–6. Further-
more, natural silicon consists of 95 % non-magnetic nu-
clei (92 % 28Si, 3 % 30Si), suppressing hyperfine-induced
decoherence7–9. A nearly nuclear-spin-free environment
can additionally be engineered by means of isotopic pu-
rification10. Electron spins in silicon are also subject to a
weak spin-orbit interaction (SOI) and can thus be almost
completely isolated from environmental noise11. As a re-
sult, an excellent dephasing time T ∗2 of 120µs has been
demonstrated for the electron spin qubit in isotopically
enriched silicon (≥ 99.9 % of 28Si)5.
For scalable quantum circuits, qubit control via electric
rather than magnetic fields is more promising in terms
of speed and hardware implementation. In this regard,
the hole spin represents an attractive alternative to its
electron counterpart12–14. The asymmetry of the silicon
band structure with respect to the conduction (CB) and
valence bands (VB) manifests itself in different charac-
teristics for electrons and holes. While the electron Bloch
function has s-wave symmetry, the hole has p-wave sym-
metry. Consequently, hole spins experience a weaker hy-
perfine, yet stronger SOI, which enables fast, all-electrical
spin manipulation15–17. Despite these potential benefits,
hole spin qubits in silicon are still largely unexplored.
Recently, qubit functionality with fast, purely electrical,
two-axis control was shown for a hole spin, yet with in-
ferior coherence compared to the electron spin6.
Usually, either electrons18–21 or holes6,17,22–24 are con-
fined in silicon QDs. Ambipolar devices, by contrast, can
be operated in both the electron and hole regime25–32.
For planar silicon metal-oxide-semiconductor (MOS) QD
structures, ambipolar behavior was demonstrated by in-
tegrating both n- and p-type reservoirs on the same de-
vice33–37. Ambipolar devices provide great flexibility for
scalable spin-based quantum circuits, since both types of
charge carriers can be manipulated in exactly the same
crystalline environment, allowing for direct benchmark-
ing of hole against electron spin qubits.
Here, we report on a new generation of ambipolar sili-
con QD devices based on today’s industry standard, non-
planar fin field-effect transistors (FinFETs)38–40. In an
overlapping-gate structure, ambipolarity is achieved by
using a metallic nickel silicide (NiSi) with Fermi energy
close to the silicon mid-gap for source (S) and drain (D)
electrodes27,28,41. This approach allows for a highly com-
pact device layout, is easy to integrate and fully com-
patible with complementary metal-oxide-semiconductor
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FIG. 1. Device layout: (a) False-color scanning electron mi-
crograph showing a FinFET structure before sealing it with
a SiO2 passivation layer. Devices consist of a single plunger
(blueish color) and two lead gates (yellowish color) to sili-
cided source and drain. The gate electrodes are operated in
accumulation mode and are wrapped around the silicon fin
(reddish color) defining the transistor channel. The dashed
lines indicate the orientation of the schematic cross sections
perpendicular to (b) and along (c) the fin. For a positive (neg-
ative) gate voltage electrons (holes) are accumulated at the
Si-SiO2 interface below the electrode. While the lead gates
are designed to induce a two-dimensional electron (hole) gas
opening low-resistance leads to source and drain, the plunger
gate allows for local electrostatic control of the channel and
to create a QD, which is located at the apex of the triangular
shaped fin.
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2(CMOS) technology. We successfully operate the devices
both in a classical and quantum mode42, demonstrating
simple co-integration between silicon-based qubits and
traditional CMOS control hardware.
The layout of the home-built devices is shown in Fig. 1.
First, the fin structures are defined on a near-intrinsic sil-
icon substrate (ρ > 5000 Ωcm, (100) surface) by means of
electron-beam lithography (EBL) and dry etching, yield-
ing a fin height of ' 25 nm. A sacrificial thermally grown
silicon dioxide (SiO2) layer, which is removed in buffered
hydrofluoric acid, allows for narrowing of the fin width
(>∼ 10 nm) and cleaning of etch-induced surface damage.
This procedure leads to an almost triangular cross sec-
tion for the narrowest fins. Subsequently, the gate stack
is deposited, consisting of a high-quality, thermally grown
SiO2 layer (∼ 10 nm, breakdown voltage ∼ 10 V), covered
by 40 nm of titanium nitride (TiN). An uniform layer of
TiN, which is wrapped around the silicon channel, is ob-
tained by atomic layer deposition. The gate layer is pat-
terned by means of EBL and dry etching of TiN, resulting
in a gate length of >∼ 25 nm at a gate-to-gate separation of
>∼ 50 nm. Conventional impurity-doped source and drain
electrodes are replaced by a metallic, non-magnetic NiSi,
forming a Schottky barrier at the S/D-to-substrate junc-
tion41,43. By choosing a mid-gap silicide, ambipolar op-
eration is realized in a simple, highly compact design, as
no complementary charge reservoirs are required. So far,
ambipolar silicon QDs have only been implemented by
integrating separate n- and p-type contacts to the same
channel, enlarging the device’s footprint33–37. The NiSi
electrodes are formed by EBL, Ni evaporation, lift-off
and low-temperature silicidation annealing at 475◦ C for
30 min in an argon ambient. Lateral Ni diffusion below
the gates allows for tuning of the Schottky barrier width,
and ensures that source and drain contacts operate in an
ohmic regime. After silicidation, unreacted Ni is selec-
tively removed in order to avoid any magnetic impurities
to be present in the device. Finally, the devices are pro-
tected from contamination by a SiO2 passivation layer
and are accessed via tungsten interconnects.
The data presented here is obtained from direct current
electrical transport measurements with the sample cooled
to T ' 1.5 K. The devices’ gate layer consists of a cen-
tral plunger (P) and individual lead (L) gates to source
and drain electrodes, as shown in Fig. 1 (c). The gates
are operated in accumulation mode: for a negative (posi-
tive) applied voltage holes (electrons) are accumulated at
the Si-SiO2 interface. Therefore, a two-dimensional elec-
tron (2DEG) or hole gas (2DHG) forms beneath the lead
gates, acting as electrostatically defined source and drain,
while the plunger gate induces a Coulomb island that de-
fines the QD. The gaps separating lead and plunger gates
create tunnel barriers between them44.
First, the devices are operated in a classical field-effect
transistor (FET)-like regime. Ambipolar transistor turn-
on curves, revealing both n- and p-type conduction, are
presented in Figs. 2 (a), (b). The linear conductance G is
plotted versus plunger gate voltage VP at a constant lead
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FIG. 2. Ambipolar turn-on curves and CMOS logic at cryo-
genic temperatures: conductance G versus plunger gate volt-
age VP for the hole (a) and electron (b) regime. The lead
voltage VL is kept fixed at a value well above threshold, and
the source-drain voltage VSD is -1 V for holes and +1 V for
electrons, where the bias polarity is chosen such that elec-
trical stress on the device is minimized. (c) Voltage trans-
fer characteristics and the corresponding circuit diagram of a
CMOS inverter, consisting of a p-type and a complementary
n-type FinFET. For low input VIN < 0 V the output VOUT
is high and vice versa. All the measurements are performed
at T = 1.5 K.
gate voltage VL of ± 6.5 V, creating conducting channels
beneath the lead gates. A large source-drain voltage VSD
of ± 1 V ensures that the current is not dominated by
charge carrier tunneling processes. The measurement re-
veals a slight asymmetry in current-onset voltages with
respect to zero for electrons and holes: for VP >∼ 0 V n-
type and for VP <∼ -0.35 V p-type conduction occurs. In
between, the Fermi level lies in the band gap of silicon
and no states are available for transport. This asym-
metry is not fully understood and most likely a combi-
nation of various effects, such as a residual wafer back-
ground doping, charge traps or the metal gate work func-
tion34,36,37. The lower saturation current for electrons
may also be due to an asymmetry of the silicide Schot-
tky barrier for electrons and holes.
Any CMOS circuit can in principle be constructed us-
ing ambipolar transistors as sole building blocks. In the
inset of Fig. 2 (c) the most basic logic circuit - the CMOS
inverter - is shown schematically. It consists of two com-
plementary transistors connected at the gate and drain
terminals. The inverter output voltage VOUT is taken
from the common drain electrode and is limited to the
supply voltage VDD, which is applied to the p-type tran-
sistor’s source contact. The voltage transfer curve of our
home-built inverter is presented in Fig. 2 (c). As the in-
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FIG. 3. QD formation: (a) source-drain current ISD versus plunger gate voltage VP in the low-bias regime (VSD = -1 mV)
on the hole side (VL = -8 V). Top panel: Sketches of the real space band alignment in the vicinity of the plunger gate for
the observed three different conductance regimes. (b) Charge stability map of the first measurable Coulomb resonance. The
corresponding plunger gate voltage range is indicated by the grey shaded area in (a). The Coulomb diamonds are labeled with
the number of holes residing on the dot (Np >∼ 0). All the measurements are performed at T = 1.5 K.
put voltage VIN is varied from low to high, the inverted
input signal is measured at the output, going from high
to low. The high output level gets with 0.98 VDD close to
the ideal limit. The transition zone, however, is centered
around VIN ' 0.15 VDD and not VDD/2 as the devices
are not perfectly matched in threshold voltage and am-
plification. Nevertheless, the successful operation of an
inverter at low-temperature proves that classical CMOS
logic can be performed.
In the linear transport regime at VSD = −1 mV, quan-
tum confinement in an island, which forms below the
plunger gate, gives rise to pronounced Coulomb oscilla-
tions. The plunger gate-dependent source-drain current
ISD at VL = −8 V is shown in Fig. 3 (a). In this regime
the current is dominated by hole tunneling. The mea-
surement is performed on a device with a fin width of
' 20 nm, plunger gate length of ' 25 nm and plunger-to-
lead-gate separation of ' 25 nm. Three different regimes
of hole transport, which are depicted schematically in the
top panel of Fig. 3 (a), are observed: (i) for VP >∼ -0.8 V
the barrier induced by the plunger gate prevents current
flow. (ii) For VP <∼ -0.8 V a series of Coulomb resonances
indicates single-hole tunneling via a QD formed beneath
the plunger gate. In the valleys between the peaks the de-
vice operates in Coulomb blockade, i.e. the QD contains
a fixed number of holes3,4. As this number increases with
more negative VP, the plunger gate’s fringe fields lower
the barriers and the QD starts to open (VP <∼ -1.05 V).
(iii) For VP <∼ -1.5 V a conducting channel is opened and
the current is limited by the series resistance of the de-
vice. Similar behavior is found for positive VP on the
electron side (see Fig. 4).
The first measurable Coulomb resonances are investi-
gated in more detail by means of bias spectroscopy. In
Fig. 3 (b) the charge stability diagram is shown for a
plunger gate voltage range highlighted by the gray shaded
area in Fig. 3 (a). Within this range, the tunnel barriers
are still well defined. Clear Coulomb diamonds with a
fixed number of holes Np on the QD are observed. Out-
side the diamonds sequential tunneling of holes through
the QD occurs. The small dimensions of the device and
the closing of the Coulomb diamonds at zero bias suggest
formation of a single QD. Moreover, similar coupling of
the QD to both source and drain (from the shape of the
diamond we determine that the source and drain lever
arms differ by just ∼ 6 %) dictates a central location of
the charge island below the plunger gate. The charging
energy is determined to be e2/CΣ ' 16 meV that corre-
sponds to a total capacitance CΣ of 10 aF. The plunger
gate voltage spacing of the Coulomb resonances yields a
gate capacitance Cg of 2.1 aF. The latter is in good agree-
ment with the calculated MOS plunger gate capacitance,
which can be estimated by an equivalent planar capacitor
Cg = 0SiO2S/tSiO2 ∼ 3.5 aF with SiO2 = 3.9 the dielec-
tric constant, tSiO2 the oxide thickness and S the surface
area of the gate-fin overlap. The gate voltage lever arm
is α = Cg/CΣ ' 0.21. The large charging energy and
the wide opening in VSD of the last diamond could indi-
cate that the device is operating in the single-hole regime.
However, more sensitive charge detection methods and a
device structure that offers more tunability are necessary
to evaluate this3,45. The lines of increased conductance
that run parallel to the diamond edges in Fig. 3 (b) can
be attributed to resonant tunneling processes46, for in-
stance excited orbital states of the QD. Various devices
have been measured, showing similar behavior and charg-
ing energies. However, instabilities and deviations from
the ideal picture reveal that the device performance is
affected by charge-trapping defects.
Ambipolar behavior in the low VSD regime is demon-
strated in Fig. 4 where ISD is plotted versus VP for both
the electron and hole regime. The data was measured on
a different device with the same physical dimensions as
the one of Fig. 3 (the electron regime of this device suffers
from charge traps). Both in the electron and hole trans-
port regime Coulomb oscillations occur. However, the
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FIG. 4. Ambipolar Coulomb blockade: source-drain current
ISD versus plunger gate voltage VP for holes (blue, VL = -4
V, VSD = +0.5 mV) and electrons (red, VL = +3.2 V, VSD
= +2.5 mV). The measurements are performed at T = 1.5 K.
asymmetry in the band structure of silicon with respect
to the conduction and valence bands manifests itself in
asymmetric electrical transport characteristics for holes
and electrons. While for electrons a single current peak
exists before the barriers vanish, the hole side exhibits
a similar behavior to the previous device with several
Coulomb oscillations.
In conclusion, we have introduced a novel type of am-
bipolar silicon QDs, integrated in today’s industry stan-
dard, non-planar FinFETs. By making use of a mid-gap
silicide, ambipolar devices are realized with the footprint
of unipolar structures. We successfully operate these de-
vices in a classical as well as quantum mode, thus demon-
strate the compatibility of silicon-based quantum circuits
with traditional CMOS control hardware. Future devices
with even smaller physical dimensions, improved charge
noise performance and a second gate layer for in-situ ad-
justment of the tunnel coupling will probably allow us to
reliably access the single-electron (hole) regime. Such de-
vices will enable direct benchmarking of electron against
hole spin qubits. Moreover, an interconnected array of
ambipolar QDs will offer a blank canvas for building
custom, on-the-fly reconfigurable “quantum CMOS” cir-
cuits, which in analogy to classical CMOS, utilize both
n- and p-type devices.
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